PATENT



Amold R. Feldman

Application No.: 09/835,021

Page 5

The drain current of device M2 is shown as waveform 620, and is graphed as a function of time along X axis 624.

Please replace the paragraph starting on page 13 line 10 and ending on page 13 line 18 with the following paragraph:

0

The amplitude of the IF signal provided by the downconverter is detected by RSSI block 940 and presented to the baseband circuit 945. The RSSI block 940 may receive an input from one or both of the outputs of the low pass filters 930 and 932. Alternately, or in combination, the RSSI block may receive an input from one or both of the outputs of the mixers 920 and 925. RSSI block 940 may contain logarithmic amplifiers and rectifiers. Examples of such logarithmic amplifiers can be found in jointly assigned, copending U.S. application number 09/836,624, filed April 16, 2001, attorney docket number 20408-001300US, titled "Logarithmic IF Amplifier with Dynamic Large Signal Bias Current, which is hereby incorporated by reference.

## IN THE CLAIMS:

Please amend claim 1 as indicated. Please cancel claims 7-15 without prejudice. Please add new claims 22-30.

E

5

6

7

8

9

10

1. (Amended) A method of buffering an input signal comprising:
2 receiving the input signal, wherein the input signal alternates between a
3 first polarity and a second polarity;
4 generating a first current, wherein the first current is proportional to the

generating a first current, wherein the first current is proportional to the input signal when the input signal has the first polarity, and approximately equal to zero when the input signal has the second polarity;

generating a second current, wherein the second current is proportional to the input signal when the input signal has the second polarity, and approximately equal to zero when the input signal has the first polarity;

generating a third current proportional to the first current;

(New)

PATENT

Amold R. Feldman Application No.: 09/835,021

22.

generating a fourth current proportional to the second current; applying the first and fourth-currents to a first terminal of an inductor; and applying the second and third currents to a second terminal of the

A method of buffering an RF signal comprising:

inductor.

1

2 3

4

5 6

7

8

9

10

11

12

13

14

15 16

receiving the RF signal, wherein the RF signal alternates between a first polarity and a second polarity; generating a first current, wherein the first current is proportional to the RF signal when the RF signal has the first polarity, and approximately equal to zero when the RF signal has the second polarity; generating a second current, wherein the second current is proportional to the RF signal when the RF signal has the second polarity, and approximately equal to zero when the RF signal has the first polarity; using the first current to generate a third current, the third current proportional to the first current: using the second current to generate a fourth current, the fourth current proportional to the second current: applying the first and fourth currents to a first terminal of an inductor, and applying the second and third currents to a second terminal of the

1

The method of claim 22 wherein a capacitance is 23. (New) coupled between the first terminal of the inductor and the second terminal of the inductor, and the inductor and capacitance form a tank circuit.

3

The method of claim 23 wherein the input signal 24. (New) alternates between the first polarity/and the second polarity at a first frequency, the tank circuit has a resonant frequency of a second frequency, and the first frequency and

second frequency are approximately equal.

TOWNSEND&TOWNSEND

<u>PATENT</u>

Arnold R. Feldman Application No.: 09/835,021 Page 7

	25.	(New)	The method of claim 22 wherein the first current is	
geometrical	ly propo	rtional to the	input signal when the input signal has the first polarity,	
			rically proportional to the input signal when the input	
signal has ti				
J				
	26.	(New)	An RF amplifier comprising:	
	a firs	t device coup	led between a first output node and a first supply node,	
having a co	ntrol ele	ctrode config	ured to receive an RF signal, and further configured to	
operate near	r cutoff i	in the absence	e of the RF signal;	
_	a sec	ond device co	oupled between a second output node and the first supply	
node, havin	g a cont	rol electrode	configured to receive a complement of the RF signal,	
		14	pear cutoff in the absence of the complement of the RF	
signal;		1	<i>'</i>	
p.B,	· a thi	rd device com	pled between a second supply node and the first output	
node hazin		/	coupled to the second output node;	
HOUD, HEVIL			upled between the second supply node and the second	
antennet made			ctrode coupled to the first output node; and	
output nous			ed between the first output node and the second output	
./	an m	atteror couple	a between the first output hode and me second output	
node.			_	
	27.	(New)	The circuit of claim 26 further comprising:	
	a fifi	a fifth device coupled between the first device and the first output node;		
and				
uu.o	a giv	a sixth device coupled between the second device and the second output		
node.	G GLA	m do roo oou		
Houe.				
	28.	(New)	The circuit of claim 26 wherein the first device and	
the second	device a	re MMOS dev	vices, and the third device and fourth device are PMOS	

devices.

PATENT



Arnold R. Feldman

Application No.: 09/835,021

Page 8

(New)

An integrated circuit, wherein the integrated circuit

comprises the circuit of claim 28.

30. (New) A transceiver comprising the circuit of claim 28.

## IN THE DRAWINGS:

Redlined and corrected versions of drawings 1, 2, 3, 8, and 10 are submitted for the Examiner's approval.